Category: Gate Level Simulation

Optimizing Simulation Run Times With Checkpoints

Gate level simulation (GLS) tests with full timing (SDF annotation) take hours, days or even weeks to run. Even RTL simulations for such things as performance modeling, power estimation or…
Read More

Gate Level Simulation: A Comprehensive View

Your manager has decided that post-layout netlist verification using gate level simulation (GLS) will be a gating task on your chip design project, and has assigned you to accomplish it.…
Read More